JPH0410707Y2 - - Google Patents
Info
- Publication number
- JPH0410707Y2 JPH0410707Y2 JP1985074473U JP7447385U JPH0410707Y2 JP H0410707 Y2 JPH0410707 Y2 JP H0410707Y2 JP 1985074473 U JP1985074473 U JP 1985074473U JP 7447385 U JP7447385 U JP 7447385U JP H0410707 Y2 JPH0410707 Y2 JP H0410707Y2
- Authority
- JP
- Japan
- Prior art keywords
- sensor
- mark
- main part
- plating
- lead part
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Structure Of Printed Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985074473U JPH0410707Y2 (en]) | 1985-05-20 | 1985-05-20 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985074473U JPH0410707Y2 (en]) | 1985-05-20 | 1985-05-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61190168U JPS61190168U (en]) | 1986-11-27 |
JPH0410707Y2 true JPH0410707Y2 (en]) | 1992-03-17 |
Family
ID=30614806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985074473U Expired JPH0410707Y2 (en]) | 1985-05-20 | 1985-05-20 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0410707Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58218164A (ja) * | 1982-05-31 | 1983-12-19 | Nec Home Electronics Ltd | 厚膜印刷基板 |
-
1985
- 1985-05-20 JP JP1985074473U patent/JPH0410707Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61190168U (en]) | 1986-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6467162B2 (en) | Method for mounting devices on a printed circuit board despite misalignment of resist | |
EP1039789A4 (en) | METHOD FOR MANUFACTURING A MULTILAYER PRINTED CIRCUIT BOARD | |
JP3493714B2 (ja) | プリント基板 | |
JP2650182B2 (ja) | 位置合せマーク並びに該マークを有する電子装置及びその製造方法 | |
JPH0410707Y2 (en]) | ||
US4208783A (en) | Method for determining the offset between conductor paths and contact holes in a conductor plate | |
KR102650951B1 (ko) | 배선 회로 기판 | |
JPH0669615A (ja) | プリント配線板 | |
JPH01119088A (ja) | 表面実装部品搭載用プリント配線板 | |
JP3588800B2 (ja) | フィルムキャリアへの導体パターンの転写方法及びフィルムキャリアへの電子部品素子の実装方法 | |
JP2645516B2 (ja) | アイマークを備えたプリント配線板及びその製造方法 | |
JP2002271009A (ja) | 高密度実装用プリント配線基板及びプリント配線基板母材 | |
JPH02125490A (ja) | 印刷配線板 | |
JPH11307890A (ja) | プリント配線板 | |
US7110115B2 (en) | Method and arrangement for aligning an optical component on a printed wiring board | |
JPH0964495A (ja) | 位置認識マーク付配線基板および配線基板の位置認識方法 | |
JPH0529719A (ja) | プリント配線基板 | |
JPH0219976B2 (en]) | ||
JP2666383B2 (ja) | 半導体装置 | |
JP2503922B2 (ja) | 混成集積回路 | |
JPH0514541Y2 (en]) | ||
JPH07122830A (ja) | 多層プリント配線基板 | |
JPH0621270Y2 (ja) | プリント配線板 | |
JPH06326446A (ja) | 基板の製造方法及び基板 | |
JPH0345762B2 (en]) |